High-gain AlGaAs/GaAs double heterojunction Darlington phototransistors for optical neural networks by Lin, Steven H. & Kim, Jae H.
United States Patent [191 [11] Patent Number: 5,027,182 
Kim et al. [45] Date of Patent: Jun. 25, 1991 
[54] HIGH-GAIN ALGAAWGAAS DOUBLE 
HETEROJUNCI’ION DARLINGTON 
PHOTOTRANSISTORS FOR OPTICAL 
NEURAL NETWORKS 
[75] Inventors: Jae H. Kim, Arcadia; Steven H. Lin, 
[73] Assignee: The United States of America 89 
2 
Temple City, both of Calif. 
represented by the Administrator of 
the National Aeronautics and Space 
Administration, Washington, D.C. 
[21] Appl. No.: 596,133 
[22] Filed: Oct. 11, 1990 
[51] Int. C l . 5  ................... HOlL 27/02; HOlL 29/161; 
HOlL 33/00; HOlL 29/72 
[52] U.S. Cl. ........................................ 357/46, 357/16; 
357/17; 357/34; 357/30 
[58] Field of Search ....................... 357/46, 16, 34, 17, 
357/30 
1561 References Cited 
U.S. PATENT DOCUMENTS 
3,780,359 12/1973 Dumke et al. ...................... 317/235 
4,137,428 1/1979 Federico et al. ........................ 179/1 
4,160,258 7/1979 Dawson et al. ....................... 357/16 
4,751,195 6/1988 Kawai ................................... 437/31 
4,771,013 9/1988 Curran .................................. 437/31 
4,771,326 9/1988 Curran .................................. 357/34 
4,790,635 12/1988 Apsley ................................ 350/356 
4,794,440 12/1988 Capasso et al. ....................... 357/34 
4,821,082 4/1989 Frank et al. ........................... 357/34 
4,897,622 1/1990 Cheo et al. ........................... 330/4.3 
4,903,104 2/1990 Kawai et al. .......................... 357/35 
4,916,499 4/1990 Kawai ................................... 357/22 
OTHER PUBLICATIONS 
J. Katz et al., “A Monolithic Integration of GaAs/ . . .  
”, Applied Physics Letters, 37(2), 21 1-213 (7/80). 
H. Kroemer, “Heterstructure Bipolar Transistors . . .  ”, 
Proceedings of the IEEE, vol. 70, Jan. 1982, pp. 13-25. 
Primary Examiner-Mark Prenty 
Attorney, Agent, or Firm-Thomas H. Jones; Harold W. 
Adams; John R. Manning 
[571 ABSTRACT 
High-gain MOCVD-grown (metal-organic chemical 
vapor deposition) AlGaAs/GaAs/AlGaAs n-p-n dou- 
ble heterojunction bipolar transistors (DHBTs) (14) and 
Darlington phototransistor pairs (14, la) are provided 
for use in optical neural networks and other optoelec- 
tronic integrated circuit applications. The reduced base 
(22) doping level used herein results in effective block- 
age of Zn out-diffusion, enabling a current gain of 500,  
higher than most previously reported values for Zn-dif- 
fused-base DHBTs. Darlington phototransistor pairs of 
this material can achieve a current gain of over 6,000, 
which satisfies the gain requirement for optical neural 
network designs, which advantageously may employ 
novel neurons (10) comprising the Darlington photo- 
transistor pair in series with a light source (12). 
22 Claims, 5 Drawing Sheets 
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HIGH-GAIN ALGAAWGAAS DOUBLE 
HETEROJUNCITON DARLINGTON 
PHOTOTRANSISTORS FOR OPTICAL NEURAL 
NETWORKS 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 U.S.C. 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
The present invention relates to optical neural net- 
works, and, more particularly, to monolithically inte- 
grated two-dimensional arrays of optoelectronic neu- 
rons to be used for the implementation of optical neural 
networks. 
BACKGROUNDART 
The optical implementation of computing systems, 
whose structure and function are motivated by natural 
intelligence systems, would be a unique path to optical 
computing and to neural network models for computa- 
tion. Electronic interconnects are becoming the bottle- 
neck in the realization of neural networks and other 
globally interconnected systems. The heat dissipation 
and interconnection delay are also serious design per- 
formance limiting factors. One possible solution is to use 
free space optical interconnects as implemented, for 
example, in volume holograms recorded in photorefrac- 
tive crystals. With optics, it is possible to have large 
arrays of processing elements communicating with one 
another without wire interconnections. 
The optical implementation of a neural network con- 
sists of two basic components: neurons and interconnec- 
tions. The neuron is an optical non-linear processing 
element (e.g., threshold unit) that can be implemented 
by a single switching device. The practical neural com- 
puter may require millions of neurons operating in par- 
allel. Each neuron accepts inputs from other neurons 
and produces a single output that is connected to many 
other neurons, typically several thousands. Hence, the 
number of interconnections in a network is much larger 
than the number of neurons. While this massive connec- 
tivity is relatively difficult to achieve electronically, 
optics is a practical means which is suitable for the 
realization of interconnects. This fact provides the main 
motivation for considering the optical implementation 
of neural networks. 
Several emerging optical technologies have been 
considered for the realization of neural networks: spa- 
tial light modulators (SLMs), integrated optoelectron- 
ics, and arrays of non-linear optical switches. 
SLMs have been investigated primarily for optical 
image processing. However, practical, useful devices 
are not yet available except for laboratory experiments. 
The arrays of non-linear optical switches are intended 
either for optical communications or digital optical 
computing. The major problem with these arrays is the 
high power required to switch each element and the 
sensitivity of their operation to environmental condi- 
tions. 
One of the most promising implementation technol- 
ogy appears to be optoelectronics. The optoelectronic 
approach to simulating an array of neurons involves 
monolithic integration of two-dimensional (2-D) arrays 
2 
of photodetectors and light sources on a single chip. 
The output of each detector is connected to the corre- 
sponding light source via a saturating amplifier or an 
appropriate analog circuit that performs the required 
5 non-linear mapping. Light emitted from a particular 
neuron may be diffracted to many other neurons in a 
programmable fashion by gratings written in holo- 
graphic optical elements, as an example. The only elec- 
trical connection would be the power and the global 
Since one of the requirements for a neuron is a detec- 
tor and a saturating amplifier, a double heterojunction 
phototransistor (DHPT) is a likely candidate because of 
its structural compatibility with laser diodes and light 
l 5  emitting diodes (LEDs) and its ability to detect light 
and to provide high gain in compensating for the losses 
incurred in the holographic portion of the system. As- 
suming a detector efficiency of 0.4 A N ,  a LED effi- 
ciency of 0.01 W/A to be used as the light source, and 
2o a hologram diffraction efficiency of lo%, the require- 
ment that the loop gain of the system must be at least 1 
implies that the transistor must provide a current gain of 
at least 2,500. To achieve this, high-gain double hetero- 
junction bipolar transistors (DHBTs) must be devel- 
Integration of a double heterostructure bipolar tran- 
sistor and an injection laser is known; see, e.g., J. Katz 
et al, “A Monolithic Integration of GaAs/AIGaAs 
3o Bipolar Transistor and Heterostructure Laser”, Applied 
Physics Letters, Vol. 37, pp. 211-213 (1980). No disclo- 
sure or suggestion as to use in neural networks is made, 
however. 
There remains a need for integration of a high-gain 
35 double heterojunction phototransistor and a light 
source for use in constructing neurons for implementa- 
tion of optical neural networks. 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of the invention to pro- 
vide a high-gain double heterojunction phototransistor. 
To achieve a high-gain phototransistor, a Darlington 
phototransistor pair combining a DHBT and a DHPT is 
used in the invention. 
It is an additional object of the invention to integrate 
such a high-gain Darlington phototransistor pair with a 
light source, such as a diode laser or LED, to form a 
neuron for use in optical neural networks. 
In accordance with the invention, a current gain of 
50 500  in a single DHBT and a combined gain of over 
6,000 in a Darlington DHPT have been achieved to 
meet the gain requirement for the optical neural net- 
work design described above. 
The current gain of 500, higher than most of the 
55 previously reported values for Zn-diffused-base 
DHBTs, is achieved through elimination of the inevita- 
ble and well-known out-diffusion of the dopant (typi- 
cally zinc or beryllium) from the base. Employing re- 
duced base doping, together with inserting undoped 
60 spacer layers at both junction interfaces and maintain- 
ing a relatively high growth temperature for optical 
quality of the crystal, permit the fabrication of high- 
gain DHBTs for monolithic integration with light 
sources to form the neurons for neural networks. 
This high-gain AlGaAs/GaAs/AlGaAs n-p-n double 
heterojunction bipolar transistor, grown by metal- 
organic chemical vapor deposition (MOCVD), has the 
following characteristics useful for neural network ap- 
10 bias to optoelectronic integrated circuits (OEICs). 
25 oped. 
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plications. A common-emitter current gain of 500 with 
an emitter area of 2.4x lO-4cm2and a base layer thick- 
ness of 0.15 pm was obtained at a collector current 
density of 500 A/cm2. A combined current gain of 6,000 
was observed in a Darlington DHPT. The reduced base 
doping level incorporated in these devices has resulted 
in an effective blockage of Zn out-diffwion as well as an 
improvement in the current gain of the DHBTs. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is an equivalent circuit of each neuron of the 
invention. 
FIG. 2u, in cross-section, depicts the structure of 
each neuron. 
FIG. 2b kis a top-plan view of the layout of the fabri- 
cated single neuron, showing interconnections to adja- 
cent neurons. 
FIG. 3, in cross-section, depicts the device structure 
of an A1xGa~-xAs/GaAs/A1xGa~--xAs double heteros- 
tructure bipolar transistor employed in the practice of 
the invention. 
FIGS. k - d ,  on coordinates of current (I) and voltage 
(V), are I-V plots of the common-emitter current char- 
acteristics of the DHBT of the invention at: (a) low 
current levels; (b) normal current levels; (c) high cur- 
rent levels; and (d) normal and inverted modes, showing 
a current gain of 500. 
FIG. 5, on coordinates of current (I) and voltage (V), 
is an I-V plot of the common-emitter current character- 
istics for a Darlington DHPT, which exhibited a com- 
bined current gain of 6,000. 
FIG. 6, on coordinates of gain (p)  and current (I), is 
a logarithmic p-I plot of the measured common-emitter 
current gain for a single DHBT as a function of the 
collector current at V c ~ = 3  and 4.5 V. The ideality 
factor was evaluated to be approximately 1.4. 
FIG. 7, in cross-section, depicts the structure of a 
neuron shown in FIG. 2, replacing the LED with a 
surface-emitting laser diode as the light source. 
DETAILED DESCRIPTION O F  THE 
INVENTION 
Two-dimensional arrays of 10 X 10 monolithically 
4 
The current on the base of Q1 (DHPT 16) may be 
from a constant source or from a variable source IBB. 
The latter, by permitting adjustment of the base current, 
allows adjustment of the output current level of the 
Several such arrays have been fabricated on GaAs 
substrates. The cross-sectional structure of each neuron 
10 is shown in FIG. 2a. The layout of the fabricated 
single neuron is shown in FIG. 26. Generally speaking, 
10 the three elements (light source 12, DHBT 14, and 
DHPT la) are formed on the same substrate 18, which 
comprises semi-insulating GaAs. Four essential layers 
are formed sequentially thereon, although as will be 
shown below, additional layers are provided for spe- 
l 5  cific functions. The first layer 20 comprises n-AlGaAs; 
the second layer 22 comprises p-GaAs; the third layer 
24 comprises n-AlGaAs; and the fourth layer 26 com- 
prises n+-GaAs. Conducting contacts 28 are provided 
for connection to the supplied voltage (VCJ 30, ground 
2o 32, and between adjacent elements. A p+ layer 29 pro- 
vides electrical connection between the conducting 
contacts 28 and the base layer 22. An insulating layer 
34, such as silicon nitride (Si31,v4), serves as the mask for 
the selective Zn-diffusion as well as insulates the 
25 contacts from the various semiconductor layers. A 
thickness of about 1,OOO to 1,500 A of Si3N4is necessary 
to effectively eliminate the permeability of Zn through 
layer 34. 
As an example, depicted in FIG. 3, double hetero- 
junction (DH) structures have been epitaxially grown 
on (100) Cr-doped semi-insulating GaAs substrates (re- 
sistivity = 5 x lo7 R-cm) by metal-organic chemical 
vapor deposition (MOCVD). According to doping 
35 profile measurements by an electrochemical cell, DH 
layers consist of: Si-doped ( 2 ~  1018 to 5~ 1016 cm-3) 
n-GaAs buffer layer 36, 0.5 to 1.0 pm; Si-doped 
(5 X lOfto 5 X lOI7 ~ m - ~ )  n-A10 3Gao.7As collector (or 
lower cladding) layer 20, 0.6 t9 1.0 pm; undoped GaAs 
spacer layer 38, 100 to 300 A; Zn-doped (2X I O l 7  to 
5x lOl7cm-3) p-GaAs base (or active) layer 22, 0.1 bo 
0.3 pm; undoped GaAs spacer layer 40, 100 to 300 A; 
Si-doDed (2 X l O I 7  to 5 X 1OI7 ~ m - ~  n-Alo 3Gao 7As emit- 
5 light source 
3o 
. .  
integrated optoelectronic threshold elements (optical ter (Or upper cladding) layer 247 0.3 to 1.0 Pm; and 
neurons) have been developed for optical neural net- 45 Si-doPed (2x  lo'* to 1 x Cm-3) n+-GaAS cap layer 
work applications. The description which follows 26, 0.1 to 0.2 pm. It will be appreciated that the spacer 
below is directed to the optical neurons and their struc- layers 38 and 40 have been omitted from FIG. 2& in the 
ture. interests of clarity. However, these spacer layers are 
Referring now to the drawings, wherein like numer- present in each of the three elements 12, 14, and 16. 
als of reference designate like elements throughout, 50 The thidmess of the base layer 22 is designed as a 
FIG. 1 depicts the equivalent circuit of each neuron 10 compromise between high current gain for the trans- 
in accordance with the invention. Each optical neuron ports and adequate Photoresponse of the Phototransis- 
10 consists of a light emitting diode (LED) or a laser 12 tor. In structures fabricated with two steps of epitaxial 
driven by a double heterojunction bipolar transistor growth, these parameters can be separately optimized. 
(DHBT) 14 which is in turn driven by the output of a 55 Since the emitter injection efficiency is enhanced by the 
double heterojunction phototransistor (DHPT) 16. As large band gap discontinuities which effectively block 
an example, a lox 10 2-D array of optical neurons has the back-injection of carriers into the emitter, the cur- 
dimensions of 5 x 5 mm2 and each neuron 10 has dimen- rent gain is relatively independent of the doping ratio of 
sions of 250x250 pm2. The light-emitting area of the the emitter and base layers 24 and 22, respectively. 
LED 12 has dimensions of 8 x 8 pm2. The light-detect- 60 Therefore, the emitter 24 can be lightly doped to reduce 
ing area of the DHPT 16 has dimensions of 50x 130 the emitter-base junction capacitance and the base 22 
pm2. can be heavily doped to minimize the spreading resis- 
Light from one or more neurons in the array (PIN) is tance and contact resistance of the base layer. This 
diffracted by a holographic optical element (not shown) reduces the amount of current crowding and eliminates 
and is detected by DHPTs 16 and is amplified by the 65 possible punch-through at the reverse-biased collector- 
Darlington pairs of bipolar phototransistors 16 and 14 to base junction. The collector buffer layer 36 may be 
drive the light sources 12. The light output (Pour) is heavily doped so that the collector resistance can be 
then directed to one or more other neurons in the array. reduced without affecting device performance. 
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However, an additional issue to be considered is the 
sensitivity of the base doping profile to growth temper- 
ature. In particular, the inevitable dopant (e.g., Zn or 
Be) out-diffusion during high temperature growth may 
shift the emitter-base junction into the AlGaAs layer 24. 
To avoid this problem, a reduction in the base doping 
concentration in the structure depicted in FIG. 3 was 
employed as opposed to a reduction in the growth tem- 
perature. This is because a lower growth temperature 
would create more undesirable non-radiative recombi- 
nation centers in the light sources that are monolithi- 
cally integrated with the DHBTs. The base doping is 
preferably maintained in the region of about 2 X 10'7 to 
5 X 1017 cm-3. Since reducing the base doping concen- 
tration may result in a slight increase in the base resis- 
tance, the speed of the transistors would be expected to 
be reduced. However, a switching time on the order of 
psec is sufficient for the neural network. Thus, a reduc- 
tion in the base doping concentration would not ad- 
versely affect the speed of the network. Moreover, the 
reduction in the base doping concentration will increase 
the current gains of the transistors along with the mi- 
nority carrier lifetime in the base, as is known; see, e.g., 
H. Kroemer, "Heterostructure bipolar transistors and 
integrated circuits", Proceedings of the IEEE, Vol. 70, 
The spacer layer 40 with optimized thickness also 
helps to properly place the emitter-base junction at the 
heterointerface. In addition, the zinc-diffusion front 
should be controlled so that it is located within the 
GaAs base layer 22. 
Testing of the integrated structure has initially re- 
vealed p-n-p-n characteristics. This parasitic effect has 
been completely solved. The details are as follows: The 
parasitic p-n-p transistor, whose emitter is the Zn-dif- 
fused region 22 in the LED 12 and collector is the base 
region 22 in the DHPT 16, exists because the LED and 
the Darlington phototransistor pair 14, 16 are con- 
nected by the common AlGaAs collector layer 20. The 
gain of this parasitic transistor may be degraded by 
separating the LED and the Darlington transistor pair 
farther apart. However, this approach may require a 
rather large chip area, which is not suitable for large 
arrays, and further may not guarantee the complete 
removal of the parasitic transistor. Preferably, the para- 
sitic p-n-p transistor may be eliminated by isolating all 
devices electrically and then employing metalization to 
connect them as required. 
To eliminate the parasitic p-n-p transistor existing 
between the light source (LED) 12 and the Darlington 
phototransistor pair 14, 16, a groove is etched into the 
semi-insulating substrate 18 to isolate the LED from the 
Darlington phototransistor pair, and metallization 41 
(Au-Ge/Ni/Au) is employed to connect them as re- 
quired, as depicted in FIG. 2u. The insulator layer 34 
fills in any gaps. 
The neuron array fabrication procedure is as follows. 
Following the post-growth wafer cleaning procedure, 
the first non-selective etching (denoted by numeral 42 in 
FIG. 2) of a GaAs/AlGaAs double heterostructure 
layer into the semi-insulating GaAs substrate is done for 
isolation between the individual neuron cells 10. The 
etching solution of H3PO4+HzO2+CH3COOH (1:1:3) 
is used to minimize undercut. (The maximum undercut 
allowance herein is 5 pm, although this value may differ 
for specific applications). The second non-selective 
chemical etching (denoted by numeral 44 in FIG. 2) 
provides device isolation between DHBT 14, DHPT 
pp. 13-25 (1982). 
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16, and LED 12 .in each neuron 10. Following the etch- 
icg steps, a silicon nitride layer 34 about 1,OOO to 1,500 
A thick is deposited by thermal chemical vapor deposi- 
tion, such as at 680" C., and then the regions to be Zn- 
diffused are opened by plasma etching of the Si3N4 
layer. Zinc is selectively diffused at 650" C. for 45 min 
down to the p-GaAs base layer 22 using a high purity 
zinc arsenide (ZnAs2) source by the sealed ampoule 
technique. The photosensitive areas of DHPTs 16 are 
then opened by plasma etching of the Si3N4 layer 34. 
Ti/Au layers are evaporated for p-type ohmic contacts 
46 and interconnection lines 48 shown in FIG. 26. For 
n-type ohmic contacts 50 and groove interconnect met- 
als 41, Au-Ge/Ni/Au layers are deposited and alloyed 
at 400" to 420" C., after which the fabrication of two-di- 
mensional arrays of monolithic integrated optoelec- 
tronic threshold elements (optical neurons) is complete. 
A laser diode 12', may be employed in place of the 
LED 12. Such a structure is shown in FIG. 7. The only 
change from the structure depicted in FIG. 2a is the 
buried heterostructure (BH) laser, which comprises a 
buried region of a first layer of n-AlGaAs 52, a second 
layer of GaAs 54, and a third layer of p-AlGaAs 56. 
This buried region may be grown prior to formation of 
the several layers of the remaining elements and etched 
to leave a mesa-like structure, around which the other 
layers are regrown. The compositions of the various 
layers of the BH-laser and their thickness are those 
already known in the art. 
While the laser shown is a surface-emitting laser, 
edge-emitting lasers can be employed in the invention, 
with appropriate means to couple the light in the verti- 
cal direction to communicate between neurons through 
holographic optical elements. 
EXAMPLE 
The double heterojunction structure was epitaxially 
grown on (100) Cr-doped semi-insulating GaAs sub- 
strates (resistivity @) Z 5 x 107 ohm-cm) by metal- 
organic chemical vapor deposition. The GaAs and Al- 
GaAs layers were grown by trimethyl gallium (TMG), 
trimethyl aluminum (TMA), and 10% arsine (AsH3) in 
90% H2. Zinc and silicon were used for p- and n-type 
dopants, respectively. The substrate temperature during 
growth was about 730" C. 
The DHBT structure consisted of: 0.5 p m  of Si- 
doped 1018 ~ m - ~ )  n-GaAs subcollector/buffer, 1.2 pm 
of Si-$oped (1.6X 1017 cm-3) n-Alo.3Ga0.7As collector, 
100 jA  of GaAs undoped spacer layer, 0.1 SOpm of Zn- 
doped (2X1Ol7 cm-3) p-GaAs base, 100 A of GaAs 
undoped spacer layer, 1.0 pm of Si-doped ( 4 . 2 ~  1017 
~ m - ~ )  n-Alo.3Gao.7As emitter, and 0.23 pm of Si-doped 
(1.5 X 1018cm-3) n-GaAs cap layer. The doping profile 
and thickness of each DHBT layer were plotted by a 
Polaron PN-4200 electrochemical profiler, which 
showed that the doping concentration of each layer was 
very uniform. 
Test results of DHBTs are as follows. Typical com- 
mon-emitter current characteristics are shown in FIGS. 
4a-d at several different current levels. Current gains of 
40,100,300, and 500 were obtained at collector currents 
of 0.2, 10, 70, and 120 mA, respectively, as shown in 
FIG. 4a, 46, 4c, and 4d. FIG. 4a is at 0.05 mA/div, 0.5 
V/div, 1.0 pA/step; FIG. 46 is at 2.0 mA/div, 1.0 
V/div, 0.02 mA/step; and FIG. 4c is at 10 mA/div, 1.0 
V/div, 0.1 mA/step. FIG. 4d shows both the normal- 
mode (NOR) and the inverted-mode (INV) DHBT 
characteristics with a current gain of 10 at an emitter 
5,027,182 
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current of 2 mA. FIG. 4d (NOR) is at 40 mA/div, 1.0 
V/div, 0.1 mA/step, while FIG. 4d (INV) is at 1.0 
mA/div, 1.0 V/div, 0.1 mA/step. The forward I-V 
characteristics showed an offset voltage of0.3 V. How- 
ever, no offset voltage was observed in the inverted 5 
mode. Reverse breakdown voltages of 8 and 10 volts 
were observed for the emitter-base and collector-base 
junctions, respectively. The collector-emitter break- 
conductivity; down voltage (BVCB~) in the common-emitter configu- 
ration was 5 V. The collector current density at which 10 
the current gain of 5 0 0  was obtained was 500  A/cm2 layer having said first conductivity; 
based on the base-emitter junction area of 2.4 X 
having-a second conductivity; cm2, as also shown in FIG. 4d (NOR). 
To obtain the current gain required for a neural net- (e) an AlGaAs emitter layer formed on said base layer 
work as described earlier, Darlington DHPTs were also l 5  having said first conductivity; 
tested and were observed to exhibit a combined current ( f )  a doped GaAs cap layer formed On said 
emitter layer having said first conductivity; and gain of 6,000, as shown in FIG. 5. FIG. 5 is at 1 V/div, 
(g) conducting contacts to said collector, base, and 5 mA/div, 2 pA/step. emitter layers, FIG. 6 shows the logarithmic plot of the measured characterized in that undoped GaAs spacer layers are common-emitter current gain for a single DHBT as a interposed between said collector and said base function of the collector current. The ideality factor (n) layers, and between said base and said emitter lay- evaluated from the relation p- 1'- IIno was approxi- ers. mately 1.4, which indicated that the recombination The transistor of claim wherein the of 
current in the emitter-base junction depletion region 
11. The transistor of claim 9 wherein said buffer layer was small. It should be noted that the current gain in- 
creased continuously with increasing collector current. is doped with silicon to a level of about 2x l o l g  to 
This implies that no serious base widening or emitter 1018 kcm-3 and has a thickness of about o.5 to l.o 
pm. 
crowding effect was present. 
12. The transistor of claim 9 wherein said collector 
structure for use in optical neural networks, together layer consists of A1,Gal-xAs, where is 
with a novel Darlington heterojunction bipolar photo- about 0.3, doped with silicon to a level of about 5 1016 
transistor pair for use in such a neuron structure. Many to 1017 Cm-3  and has a thickness of about 0.6 to l . ~  
CLm. changes and modifications of an obvious nature may be 
made, and all such changes and modifications are con- 35 13. The transistor of claim 9 wherein said base layer 
sidered to fall within the scope of the invention as de- is doped with zinc to a level ofabout 2 x  1017 to 5 1017 
tined by the appended claims. cm-3 and has a thickness of about 0.1 to 0.3 pm. 
14. The transistor of claim 9 wherein said emitter 
Darlington double heterojunction phototransistor pair 40 about 0.3, doped with silicon to a level ofabout z X  1017 
connected in series with a light source, said Darlington to 5 1017 cm-3 and has a thickness of about 0.3 to 1.0 
double heterojunction phototransistor pair comprising a pm. 
double heterojunction bipolar transistor and a double 15. The transistor of claim 9 wherein said cap layer is 
heterojunction phototransistor pair. doped with silicon to a level of about 2x 1018 to 
2. The neuron Of claim 1 wherein said light source 45 1 x 1019cm-3 and has a thickness of about 0.1 to 0.2 pm, 
comprises a laser diode. 16. A process for fabricating a Darlington pair com- 
3. The neuron of claim 1 wherein said light Source prising a double heterojunction bipolar transistor and a 
comprises a light emitting diode. double heterojunction phototransistor having a high 
4. The neuron of claim 1 comprising in series said gain exceeding 6,000 comprising: 
light source driven by said double heterojunction bipo- 50 
lar transistor which in turn is driven by said double 
heterojunction phototransistor. conductivity; 
5. An array of optical neurons for optical neural net- 
works, each optical neuron comprising a Darlington 
double heterojunction phototransistor pair connected in 55 
series with a light source, said Darlington double 
heterojunction phototransistor pair comprising a double 
heterojunction bipolar transistor and a double hetero- 
junction phototransistor, each optical neuron arranged 
such that light from at least one light source of at least 60 
one neuron in said array is detected by another neuron 
and such that light from at least one neuron in the array 
is detected by the phototransistor of at least one other 
neuron in said array. 
comprises a laser diode. 
comprises a light emitting diode. 
8. The array of claim 5 wherein each of said neurons 
comprises in series said light source driven by said dou- 
ble heterojunction bipolar which in turn is driven by 
said double heterojunction phototransistor. 
9. A Darlington double heterojunction phototransis- 
tor having high gains exceeding 6,000 comprising: 
(a) a semi-insulating GaAs substrate; 
(b) a GaAs buffer layer formed thereon having a first 
(c) an AlGaAs collector layer formed on said buffer 
(d) a GaAs base layer formed on said collector layer 
20 
25 said undoped spacer layers is about 100 to 300 A. 
there has been an Optical neuron 30 
We claim: 
1. A neuron for Optical networks comprising a layer consists essentially of A1,Ga/-xAs, where x is 
(a) a semi-insulating GaAs substrate; 
(b) a GaAs buffer layer formed thereon having a first 
(c) an AlGaAs collector layer formed on said buffer 
layer having said first conductivity; 
(d) a GaAs base layer formed on said collector layer 
having a second conductivity; 
(e) an AlGaAs emitter layer formed on said base layer 
having said first conductivity; 
( f )  a heavily doped GaAs cap layer formed on said 
emitter layer having said first conductivity; and 
(g) conducting contacts to said collector, base, and 
emitter layers, 
wherein undoped GaAs spacer layers are formed 
between said collector and said base layers, and 
between said base and said emitter layers. 
17. The process of claim 16 wherein said undoped 
spactr layers are formed to a thickness of about 100 to 
300 A. 
6. The array of claim 5 wherein said light source 65 
7. The array of claim 5 wherein said light source 
5,027,182 
9 10 
18. The process of claim 16 wherein said buffer layer cm-3 and is formed to a thickness of about 0.1 to 0.3 
is doped with silicon to a level of about 2X1OI8 to pm. 
5 x 1018 cm313 and is formed to a thickness of about 0.5 21. The process of claim 16 wherein said emitter layer 
to 1.0 pm. consists essentially of Al,Gal-,As, where x is about 0.3, 
19. The process of claim 16 wherein said collector 5 doped with silicon to a level of about 2X 1017 to 
layer consists essentially of Al,Gar-,As, where x is 5 x 1017 cm-3 and is formed to a thickness of about 0.3 
about 0.3, doped with silicon to a level of about 5 X 1016 to 1.0 pm. 
to 5 x 1017 cm-3 and is formed to a thickness of about 22. The process of claim 16 wherein said cap layer is 
0.6 to 1.0 pm. doped with silicon to a level of about 2x1018 to 
20. The process of claim 16 wherein said base layer is 10 1 x lOcm-3 and has a thickness of about 0.1 to 0.2 pm. 
doped with zinc to a level of about 2X 1017 to 5X 1017 * * * * *  
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